SOHAM MONDAL

+91-8335805583 | sohammondal39@gmail.com | LinkedIn | verification blog | portfolio | Github

EXPERIENCE

ASIC DV Engineer

Samsung Semiconductor India R&D

- (Flash DPDV Group)
- PARTL (upf based) verification of Host subsystem (PCIe+NVMe+PMU), Test creation and debug, Assertion creation

Pre-Silicon Verification Engineer (G6)

Intel Corporation

- Imaging and Camera group (ICG) under Emerging Growth Incubation group (EGI)
- · Fast paced dynamic startup environment responsible for incubating new ideas within Intel leveraging Intel's competitive advantages.
- · Power management unit, clock control unit verification
- Coverage hole closures and signoff
- RTL to GLS mapping and setup
- Regression management and report generation
- Tools: vcs, verdi

Senior Engineer

Samsung Semiconductor India R&D

- (Memory Controller Group)
- · Completely owned End-to-End verification of AMBA(AXI/AHB) slaves of AMBA Bus Matrix
- Integrated Cadence UVCs and configured them as needed
- Developed python based tool in collaboration with Samsung HQ team for automated error-free verification & automatic testbench creation with all necessary DUT-VIP connections and components ready for AMBA bus matrix slave verification for an enterprise SSD SoC with large number of slaves. Reduced the Time-to-First-Test & Time-to-Market by almost 100% and facilitated meeting of verification goal quickly | Setup has been extensively used by Samsung DS Korea and appreciated by Memory VP Samsung | Won 3rd prize in Samsung Global One Solution Virtual Conference in work smart category for whitepaper presentation Cert
- Revamped flagship UFS SoC testbench setup to facilitate UFS4.0, managed testplan, testcases creation for Unipro(DL,PA,DME) to support HSG5 speed and HS Linkup, functional coverage and took part in testbench integration
- · Took complete ownership of peripherals I2C UVC integration and complete verification of the same
- Hands-on in understanding design specification & development of comprehensive testplan & UVM compliant UVC development & DV automation
- Tools: xcelium, verdi, simvision, imc coverage Exp Letter

Assistant Engineer

Samsung Semiconductor India R&D

- (DRAM h/w) Researched to improve proprietary MBIST & architecture with new features | Developed (microarchitecture+RTL) glue logic IP to facilitate forward compatibility of MBIST commands from DDR3 to DDR4 in fpga for proof of concept
- · Received Pre-placement offer on basis of work Offer

TECHNICAL SKILLS & CERTIFICATES

Languages: Verilog, System Verilog, Python, Shell, C, C++, Make, TCL, LATEX, Html/Css/js

Verification methodologies: UVM

Dev Tools: VS Code, Vim, DVT Eclipse IDE

Protocols: AXI3&4, AHB, Unipro, UFS, Mphy, ToggleNAND, I2C | Concepts : GLS, UPF, PA verification, STA, CDC, Timing constraints | Simulators: cadence xcelium, synopsys vcs, mentor questasim, | Waveform debug: simvision, verdi Fpga: Vivado | Synthesis: synopsys dc | VCS: git, svn | Agile: Atlassian jira, Xray | Certificates: Cert1 Cert2 Cert3 Badge1 Badge2 Badge3

EDUCATION

Jadavpur University

Bachelor of Engineering in Electronics and Telecommunications; GPA : 8.13/10 | Transcripts

Bachelor Thesis: Comparative analysis of low power full adders – Under Dr. Chandrima Mondal | Certificate

titive advantages.

(full time-6 months) May 2021 - October 2021

October 2021 - Present

Bangalore, India

Bangalore, India

(full time - 2yrs) June 2019 – May 2021 Bangalore, India

Bangalore, India

(internship - 3months) May. 2018 - July 2018

Kolkata, India 2015 – 2019

PUBLICATIONS

PreSyNC: Hardware realization of the Presynaptic Region of a Biologically Extensive Neuronal Circuitry | VLSID-2021(IEEE) | Cert | Code

• Low area & power computationally extensive synaptic data-flow, floating point & posit based accelerator, deep pipelined, clocking 1GhZ in 45nm ASIC

SyNC: A neural net revealing impacts of synaptopathy mechanisms on glutamatergic neurons in autism | Frontiers in cellular neuroscience

ACHIEVEMENTS

- 3rd prize in smart work category, whitepaper presentation@*One Solutions Virtual Conference, Samsung R&D Global(memory)* More than 2600 selected Samsung developers/staffs all around the world as contestants | \$500 + Samsung T7 SSD | Cert
- Employee of the Month(Aug-2020)@SSIR,Bangalore Slave NOC/NIC automated error free verification of enterprise SSD in minimal time with custom designed tool. Multiple bugs filed in DUT by the setup and efforts are appreciated by DS-Korea memory VP | Cert
- 2nd prize in the event papier@(Convolution) conducted by JU sponsored by IET & IEEE Signal Processing Society | ₹ 3000 | Cert
- Qualifier@National Talent Search Examination,MHRD

ACADEMIC PROJECTS

• **RISCV Rocket core coprocessor for computationally extensive synapse** Multicycle, floating point, state optimized, ultra-low power RISCV ROCC accelerator Code [System-verilog, Verilog, Git]

UNDERGRAD PROJECTS

Text search engine (a prototype) | Java, Maven, Git | Git A comparative analysis of public key cryptography | Matlab | Git | Paper presentation Jadavpur University 2nd Prize Marks prediction | Python, Flask, Heroku | Git Dominant color for image segmentation | Python, Flask, Heroku | Git Image Captioning | Python, Flask, Heroku | Git Gui using Tkinter | Python | Git-1 Git-2 Medical imaging & digital topology | C++, Make | Git Arduino board projects | C++, Arduino, Esp8266 | Vid-1 Cert-1 | Vid-2 Cert-2

OTHER EXPERIENCE & EXTRA-CURRICULARS

 Network Management@Nettech pvt. ltd. (2016, India) | Trained in Network Management & Security Cert

 Marketing Management@IIM Lucknow (2016, Remote-India) | Marketing Management Internship Under Dr. Sameer Mathur Project

 Student Partner@Internshala (2016, Remote-India) | Cert

 Equity Research@Money Roller (2017, Remote-India) | Research about happenings in global financial area Offer

 Marketing Analyst@Qrius (2018, Remote-India) | Cert

 Marketing Expansion Strategy@Mentored Research (2017, Remote-India) | Cert

 Network management@ONGC ltd. (2018, India) | Cert

 Student mentor@Jadavpur University Science Club (2015-19, India)

 Member@Jadavpur University IET (2015-19, India)